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ABSTRACT
Computation and regeneration of eRC code in each
router may cause slower IPv6 packet transmission.
Utilizing advantages of IPv6 features namely IPv6
extension header and fiber optic medium, we proposed
CRC extension header (CEH) to do error control in
Network layer rather than in Data Link layer. The
purpose is to reduce error checking process in IPv6
packet transmission over high speed networks. The CEH
will utilize CRC-32 to do error detection. This paper
investigates which CRC-32 generator polynomial would
.be suitable for CEH. To find QUi the answer we
developed a simulation program in Java that generates
IPv6 packet and CRC-32 code. The simulation produced
CRC processing time both at the sender and receiver.
The result showed that CRC-32 generator polynomial
proposed by Castagnoli is the fastest generator
polynomial to generate CRC code. We then conclude
that Castagnoli generator (CRC-32C) is the best
generator to apply in CEH on IPv6 transmission over
high speed networks.
Keywords
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1. INTRODUCTION
Internet has been connecting million people in the world.
They use Internet not only to communicate each other
but also military, business and administration purposes.
Sending infonnation from one side to another via
Internet is fast and easy but may get some changes on
the data due to weakness of the medium or noise
affecting the channel. To ensure the data is accurate and
free from error, designers have already equipped the
protocol stacks such as TCP/IP with error control
mechanism.
Error control in TCP/lP is divided into two types: error
control in upper layer and lower layer. Upper layer is
Transport layer that employ TCP or UDP checksum for
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segment data. While lower layer is Data Link layer that
handle transmissi on error. This paper focuses on lower
layer error control that ensures link by link data transfer
of adjacent node is free from error. Transmission errors
which change one or more bit ofdata may be caused by
medium used in data transmission. Following the OSI
reference model, data from Network layer will be added
with header and trailer at the Data Link layer. Trailer is
actually frame check sequence (PCS) that contains cyclic
redundancy check (CRC) 32 bits to do error checking for
the whole fields oflinIc layer frame.
The traditional protocol stacks such as TCPIIP does error
checking process by calculating and regenerating the
CRC code in each intermediate node. It has to calculate
CRC-32 of each IPv6 packet in incoming port of router
and regenerate CRC-32 code before forwarding to the
next hop. In response to increasing network speed and
advance of fiber optic technology, the error checking
mechanism in each router eventually become a
bottleneck [1]. This study addresses improving lPv6
packet processing by eliminating eRC computation in
each router. We proposed a new IPv6 extension header
called CRC Extension Header (CBB) to do error
checking in Network layer. The CEH uses the same
CRC-32 algorithm which is table lookup algorithm
Format ofCEH can be seen in figure I [2] below.
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Figure 1 lPv6 packet wi th CEH
To generate CRC-32 code, it needs certain generator
polynomial "g(x). There are many generator polynomial
Proceeding ofthe 11th International Conference on QiR (Quality in Research)
FQculty wEngineering, Univensity ofIndonesia. Depok. Indonesia, 3-6 August 2009
ISSN 114-1284
2. OVERVIEW OF CYCLIC REDUNDANCY
CHECK
In the algebraic approach, an information or message is
interpreted as coefficient of polynomial called data word
d(x). The data word is divided by pre determined CRC
generator polynomial g(x) using equation 1 giving a
code word c(x).
There are many algorithms utilized to generate CRC-32
code. This section introduces the simplest algorithm in
order to understand the concept easily. Furthermore, it
discusses the fastest algorithm which is table lookup
algorithm that widely used today. The simplest way to
know CRC code generation is algebraic approach as
discussed in [5] and more explanation in [6]. We present
a short overview of the a1goritlun.
Cyclic redundancy check (CRC) is a code that used to
detect errors that occur during transmission or storage of
digital data information. Error detection is conducted by
adding a code on the data transmitted and check the code
at the receiver. There are various lengths of CRC codes
such as 16 bits (CRC-16) [3J and 32 bits (CRC-32) [4].
This paper focuses on CRC·32 to be used in CEH to
detect transmission error in Network layer. This section
gives overvi e:w ofCRC algorithm.
Modulo 2 division generally could be performed by a
sequence of shifts register. The division process makes
addition and subtraction equal to bitwise XOR. Bitwise
XORs are performed for all data including Os appending
till finish and obtain the remainder. The process is equal
to shift bit by bit data to register from left most bits. In
the hardware implementation uses LFSR (tinier feedback
shift register) of length m
The process of bit by bit register needs more time and
make it inefficient. To address the problem, engineers
imp]~ment CRC ope~ation in software using table lookup
algonthm The algonthm processes byte by byte instead
of bit. The algorithm proposed by Sarwate [7]. Firstly,
the CRC value is set to an initial value. Then data word
is inputted to data stream byte by byte. Secondly, every
byte of input stream is performed an XOR operation with
the least significant byte of initial value. The result is
used as index to access a 256 entry table. Thirdly, the
value from the table is XORed with the rest of initial
value by shifted byte by byte to the right. The result is
CRC value to the next iteration.
There are two \\'8.}'S to justify whether there is an error in
the code word received. Firstly, divide c'(x) using the
same generator, if c'(x) is divisible by g(x) meaning
there is nQ error or the error is undetected. Secondlv
..- -----. -----·-·.n
CA1ract rex) from the code word. Do operation of
equation 2 using the same g(x) to get a new CRC code
(remainder) r'(x) and then compare the r'(x) obtained
with original rex) extracted from the code word. IT the
two remainder is the same, there is no transmission error
otheIWise there is an error in the packet received.
In term of Ethernet, data word is the ",,'hole frame except
frame check sequence field (FCS). As shown in figure 2,
a standard Ethernet frame consist of destination and
source Ethernet address, Ethernet type, data from upper
layer and FCS.
(1)c(x) = q(x).g(x) + rex)
have been proposing by researchers. This paper intends
selecting the best generator pol}nomial to be used in
CEH The rest of this paper is structured as follows.
Section 2 descri bes the work by explaining overview of
CRe operation, Section 3 discuses the candidates gf
generator polynomial that will be used in CEIl In
Section 4, method of the selection is presented followed
with result and discussion in section 5. The end of this
paper is conclusion.
The operation called modulo two division, meaning that
all of the term on equation 1 is base two. q(x) is quotient
of the division and r(x) is remainder of the division.
eRe operation concerns on the remainder rather than
quotient q(x). The remainder also could be obtained
using equation 2, which m is the number of bits of the
generator polynomial g(x) used or the highest degree of
its polynomial. Data word d(x) is appended by Os and
represents with multiplication )(D.
Figure 2 Standard Ethernet frame format
eRC coverage area in figure 2 is data word and FCS is
remainder of modulo two division in equation 1. Hence,
the whole frame is code word that actuaJly transmitted
into the networks.
FCS
..... ~
CReCRe Coverage
(2)r(x) = d(x).~ mod g(x)
This operation to obtain r(x) is performed at the
transmitter side. Code word c(x) which is d(x) + r(x) is
transmitted along the network to reach a destination. Let
say the receiver gets a code word c'(x) from the sender.
Receiver conducts similar operation using the same
generator.
3. IMPLEMENTATION CRC-32 FOR CEH
Implementation of CRC~32 in CEH Uses the same
algorithm with the existing CRC in Data Link layer
which is table lookup algorithm. The differences of the
new mechanism are coverage area and field of the CRC-
c'(x) = c(x) + e(x) (3)
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32. As mentioned previously, the CRC-32 is used as
lPv6 extension header thus it placed between IPv6 main
result is similar, meaning no error. Thus, forward the
packet to Transport layer, othenvise reject the packet.
Covered by CEH except hop limit
....
IPv6 Header I Data ...
Data
1
Ext~~bn
. Head«
... .:.-. Up to 65,535 bytes
... ::: ...
....... ~ ....
40 bytes
"
,
VER I PR I Flow Label
Payload Length I Next Heeoer I Hop Limit
Source Address
Destination Address
Figure 3 CEH coverage areas for error detection
header and upper layer data (seeftgure 1). The coverage
area of CEH is the whole lPv6 packet excluding hop
limit and CEH itself as shown in figure 3. From the
figure, the size ofCEH coverage area consist of40 bytes
lPv6 header minus 2 bytes hop limit field and upper
layer data with maximum value 65,535 bytes. However 1M
the implementation is adapted with the maximum
transmission unit (MTU) of the widely used Data Link
layer technology which is Ethernet. Hence, the
maximum MTU is 1500 bytes.
OrVin,,1 eRC cecle
CRe Process
Dil/ldend
"Modulo-2 I Remainder I Carr;>~Ipacket. CE~ Division J I arerDivisor ~
Gennlor. G(32 bits) f. 0 (reject datil)
II
o
i
i
5'
i
i
Using equation 2, the coverage area is divided by g(x) to
obtain rex). r(x) is remainder of the division and
represents of eRC code. Then, it is placed in the
extension header field as shown in figure 4.
Accordingly, pass the IPv6 packet to Data. Link layer as
usual to transmit through Physical layer without generate
link layer trailer.
Packet, m
CRC Process
RerTlIIinder Insert
lolPv6
Peckel
Generator. G {32 bits}
Figure 5 CER processing in recei ver
4. CANDIDATES OF GENERATOR
POLYNOMIAL FOR CEH
Generator polynomial is the most important part of CRC
code generation. It influences to the result of error
detection. Hence selection of the best generator
pol)·nomial is also very important. This section discuses
three candidates of generator polynomial that will be
used in CEH they are standardized generator in IEEE
802.3 (CRC~32E), generator suggested by Guy
Castagnoli (CRC-32C) and generator introduced by
Philip Koopman (CRC-32K).
4.1 Generator used in Ethernet (CRC-32E)
Figure 4 Generation ofeEH in transmitter
At the receiver, Data Link layer captures the transmitted
packet and pass the packet into Network layer directly.
The layer does not compute CRC code any more. In the
Network layer of the final destination, the packet will be
processed as figure 5. It extracts CEH field from lPv6
packet. The other parts of the packet are di vided by a
generator to get a new eRe code. The new CRC code is
compared with the original CRC inside CEH. If the
This generator is widely used in data communication and
data. storage today. It was standardized by project IEEE
802.3 [8]. It is a polynomial with highest degree 32 and
shown as
g(x) = X32+~+~+X22+X16+X12+X11+X10+X8+X7+ (4)
X5+X4+>t+x+1
This polynomial can be formed as binary number as
100000100]10000010001110110110] 11. The left most
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1 is coefficient of X32 and following bits correspond to
coefficient of the polynomial. The number of bits in a
generator polynomial is equal to m + 1. The generator
can be represented as 32 bit hexadecimal number
Ox04CIIDB7. fJ.owever, some eRe implementations
use its reverse as OxEDB88320.
Based on [9], this generator satisfies for
4096~odeword~12144 bits. The interval is equal to the
size of Ethernet frame (512 - 1518 bytes). For this
implementation, it has Hamming distance, HI) = 4
meaning the generator are able to detect aU 3 bits error
and lower.
4.2 Generator Proposed by Castagnoli (CRC-32q
The name Castagnofi refers to the author of [10].
Castagnoli, Braurer and Herrmann evol ved technique of
constructing dual code polynomial belong to Fujiwara.
They built special purpose hardware to fing.out new
generator to improve performance of lEEE 8023.
Several factorization classes of generator polynomial of
size 24 and 32 were evaluated. The evaluation yielded
four optimum classes of 32 bits polynomials. First,
CRC·32/8 code whose factors into (x + 1)2 and three
distinct irreducible polynomials of degree 10. The
generator equivalent to codes of data ·Iength 1023 bits
with HI) = 8. Second. CRC-32/6 is the code of CRC-32
whose factors into (~ + 1)2 and two distinct primitive
polynomial of degree 15. This generator similar with
CRC-32 code for data length 32767 bits and lID = 6.
Third, generator CRC-32/5 whose consists of one
polynomial of degree 32. It gives IID = 5 to 65535 bits
data. And the last is generator CRC32/4. It was resulted
from 47000 such codes that factors into (x + 1) times a
primitive polynomial ofdegree 31. This generator keeps
HD = 4 but it covers at data words sizes in excess 64 Kb.
This generator is represented as
g(x) = i'2+XZ8+x:-7+x26+x:-5+x23+,f2+~+X19+X18+ (5)
X14+X13+X11+X10+~+xs+l+1
In the hexadecimal form is OxlEDC6F41 or
Ox82F63B78 in its reverse. RFC 3385 [11] proved this
generator to be used in iSCSI (Internet Protocol Small
Computer System Interface). Thus we choose the code
as a candidate to be used in CEH.
4.3 Generator Proposed by Koopman (CRC-32K)
Koopman did experiment to search a generator
polynomial that covers larger data length [4]. He
criticized the widely used generator polynomial that is
IEEE 802.3. The standard only achieved Hamming
Distance (HD) 4 for maximum packet length 12144 bits
(Ethernet MTU). Whereas, theoretically it possible to
detect HD = 6. The author searched a new generator
polynomial that could to be used on HD = 6 for larger
data length.
248
The evaluation was done for several generators including
IEEE 802.3 and Castagnoli. The conclusion of the study
is a 32 bits ~enerator pol)'nomial whose factors
(x+ IXx3+,r+1XX"!8+X22+~O+X19+X16+XI4+X12+X9+x8+x6+
1). It c.QnstnJcts a full 32 bits generator represents as
g(x) = ,22+X30+x29+X28+X26+X20+X19+X17+X16+X15+ (6)
Xll+XIO+X7+X6+X4+~+x+1
In binary form is Ox741B8CD7 or OxEB31D82E of its
reverse. The authors claimed the generator achieves HD
=6 for 16360 bits data length and.lID = 4 to 114663 bits
data length.
5. MEmOD OF SELECfING GENERATOR
POLYNOMIAL
We use two parameters to select the generator suitable
for eEH based on previous work and our experiment.
The two parameters are error detection capability and
processing' time to .generate CEH in IPv6 packet
transmission. The first parameter is analyzed by
reviewing previous work on it and the latter analyzed by
experiment. We configure small network to do the test
bed in order to obtain particular data regarding
processing time and delay transmission. The network is
shown in figure 6.
Figure 6 Topology ofeRe Generator Polynomial
Selection
We develop a program in Java that generates IPv6
packets with eRe extension header. The CRC code is
generated from coverage area in figure 3. It is placed
between IPv6 main header and rcp header and payload.
The complete IPv6 packets are sent through the network.
As common extension header, the CEH will not be
processed in each router instead of in destination node
indicated by destination address field. Another program
is run in recei ver side to compute the eRC code
following figure 5.
6. RESULT AND DISCUSSION
In this section, we present result of our study on data
length scope of the three candidates. Capability of
generator polynomial to detect transmission error can be
measured by its probability of undetected error [9], [10],
[12]. This is summarized in table 1.
Based on table 1, HI) = 4 and 6 whose available on the
three candidates states obviously. This refers to the
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polynomials show tight competition. All of packet size
demonstrates small differences. However, the average
processing time of CRC-32C is the lowest val ue that is
0.900 ms compare to CRC-32K 0.918 ms and CRC-32E
0.912 ms.
existing widely generator polynomiaJ 'Which is Ethernet.
It uses HI) "'= 4 ,-"ith minimum data length 4096 (512
bytes) and maximum 12144 (1518 bytes). The data
length interval is used in standard IEEE 802.3 for all
type of Ethernet. For CER implementation, we chose to
use HD '= 4. It means all burst error with 3 bits and
below is able to be detected by the generator polynomial.
ms $end.... 'roce_a Tiftt,
Figure 7 Sender Processing Time
-_.._-------------------
Rkelver procHslng nrntl
rns
Figure 8 shov.'S processing time (ms) vs packet size
(bytes) at the receiver side. The graph also demonstrates
similar inclination with sender side. The processing time
for the first IPv6 packet in receiver side increases with
packet size increasing. However, recei ver processing
time is smaller than sender side. This is because in the
recei ver, there is no 1Pv6 packet generation.
0.680
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D.MO.f-·........."'"""-'"-------rt't--4
D.o; +--'- ..--_"'-'-~_...:_..o.....;..;j.
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1 200 . ;l000~"
0800~,. .~; . :~ ~ 'l!IC8SlIQIlOl
~~~ ! f iL it!:=:
~ 126 25~ 512 1024 1280 14&:1 bytes
Generator Factor HD Data length (bit)
CRC-32E 32 3 2~2-1
4 4096-12144
5 512 -2048
6 204-300
CRC-32C 1,31 3
-
4 5276 - (.i1 - 1)
5
-
6 210 - 5275
CRC-32K 1,3,28 3
-
4 16361 - 114663
5
-
6 153 -16360
Consider to RFC 2460 (12l, the minimum MTU in lPv6
transmission over Ethernet is 1280 bytes or 10240 bits.
This minimum length is able to be covered by CRC-32E
and CRC-32C and it is not oovered by CRC-32K. The
maximum length of 1Pv6 Mro over Ethernet is 1518
bytes or 12144 bits. This value is also covered by CRC-
32E and CRC-32C. However, for the CRC32E this
value is its maximum. Hence, it is difficult to use for the
future because of increasing Ethernet MTIJ such as
jumbo frame implementation. CRC-32C is suitable for
larger MTU in the future.
Table 1 Summary ofData Length
Figure 8 Processing Time in Receiver Side
The smallest average recei ver. processing time is
belonging to CRC-32E that is 0.605 InS and 0.613 rns for
CRC-32C and CRC·32K is 0.610ms.
Total processing time of CRe code generation is shown
in figure 9. Similar to previous processing time, the
figure also illustrates that the three candidates are
homogeny. It means the three generator polynomials are
applicable in CEH from processing time point of view.
Hence, capability of error detection that is analyzed in
early of this section is a gocxi way to determine which
polynomial suitable for CEll.
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Our experiment used topology in figure 6 to note
processing time of each generator polynomial.
Processing time of the first packet is different from the
foIlowing packet. In case of the first packet, it runs full
algorithm to generate a table 156-entry. Thus, time
processing for the first packet is the biggest one. While
other following packets consume fewer time to generate
the eRC code. This is because it utilizes the preceding
table lookup generated by the first packet.
We sent various si zes of IPv6 packet from sender to
recei ver: 64, 128, 25, 512, 1024, 1280 and 1492 bytes.
The data documented are processing time in sender,
recei ver and total processing time. Processing ti me is the
time required to generate eRC 32 code and insert it in
IPv6 packet as extension header. With an assumption
time of IPv6 packet generation is constant value, the
processing times represent time to generate CRC code.
The result is shovm in figure 7, 8 and 9 respectively.
Figure 7 shows graph processing time (ms) vs packet
size (bytes) at the sender side. The processing time
increases with increasing packet size. This is inline with
nature of eRC code that is linier code. Three generator
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As statedearfT~M~~ 'PMfeJ on the first
packet. The o~ei -{olfo"Wlng packet need smaller time
processing to generate CRC code. This is because there
is a eRe code stored on table from the first packet.
Figure 10 demonstrates processing time for common
Internet packet size that is 1518 bytes. The graph shows
time processing for the following packet in exponentially
decrease. The three· generators shows their trend line
enumerated below
CRC-32C'" O.760lx~.9S62
CRC.32K = O.7626x.o·9422
CRC-32E = O.7612x-o·9554
Processing nme for 1518 byles
1r~~:I······ .. .-
iiiwm..ur__r__mm~r_, :=
1 2 3 4 5 , 7 • • ", 11 12 13 14 15 " 11 1. 11 20
&,.rIlnert
Figure 10 Time Processing for 1518 bytes packet size
The three exponential trend lines demonstrate that CRe.
32C has smallest coefficient and power. This means the
eRC generator polynomial has the best trend line. The
processing time decreases toward smallest value.
7. CONCLUSION
We proposed CRC Extension Header (CEH) as a new
mechanism to reduce duplicate error detection in
intennediate node. CEH is applied to perfonn error
control in the Network layer. With Network layer error
control, we can eliminate error control in each
intennediate node which possible to reduce the
transmission time. CEH generation needs a generator
polynomial. This paper described CEH and how
selection of most suitable CRC-32 code generator
polynomial for CEH was done. Among the generator
used in exi'sting Ethernet (CRC-32E) and two other
generator suggested by Castagnoli (CRC-32C) and
Koopman (CRC32K). CRC-32C showed the best result.
fis data length range covers larger data and at the same
time the minimum data length also smaller than
minimum MTU of IPv6 packet. The trend line of CRC-
32C has smallest coefficient. We then conclude that
CRC-32C suggested by Castagnoli is the most suitable
generator polynomial for eRC extension header. Our
future works will be implementing the CEH and
analyzing its efficiency in handling the error detection in
the high speed network.
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